

## LM828 Switched Capacitor Voltage Converter

 Check for Samples: [LM828](#)

### FEATURES

- Inverts Input Supply Voltage
- SOT-23 Package
- 20Ω Typical Output Impedance
- 97% Typical Conversion Efficiency at 5 mA

### APPLICATIONS

- Cellular Phones
- Pagers
- PDAs
- Operational Amplifier Power Supplies
- Interface Power Supplies
- Handheld Instruments


### DESCRIPTION

The LM828 CMOS charge-pump voltage converter inverts a positive voltage in the range of +1.8V to +5.5V to the corresponding negative voltage of -1.8V to -5.5V. The LM828 uses two low cost capacitors to provide up to 25 mA of output current.


The LM828 operates at 12 kHz switching frequency to reduce output resistance and voltage ripple. With an operating current of only 40 μA (operating efficiency greater than 96% with most loads), the LM828 provides ideal performance for battery powered systems. The device is in a tiny SOT-23 package.

### Basic Application Circuits

#### Voltage Inverter



#### +5V to -10V Converter



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

Supply Voltage (V+ to GND, or GND to OUT)	5.8V
V+ and OUT Continuous Output Current	50 mA
Output Short-Circuit Duration to GND <sup>(3)</sup>	1 sec.
Continuous Power Dissipation (T <sub>A</sub> = 25°C) <sup>(4)</sup>	240 mW
T <sub>JMax</sub> <sup>(4)</sup>	150°C
θ <sub>JA</sub> <sup>(4)</sup>	300°C/W
Operating Junction Temperature Range	-40°C to 85°C
Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	300°C
ESD Rating <sup>(5)</sup>	2kV

- (1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) OUT may be shorted to GND for one second without damage. However, shorting OUT to V+ may damage the device and should be avoided. Also, for temperatures above 85°C, OUT must not be shorted to GND or V+, or the device may be damaged.
- (4) The maximum allowable power dissipation is calculated by using  $P_{DMax} = (T_{JMax} - T_A)/\theta_{JA}$ , where T<sub>JMax</sub> is the maximum junction temperature, T<sub>A</sub> is the ambient temperature, and θ<sub>JA</sub> is the junction-to-ambient thermal resistance of the package.
- (5) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin.

### Electrical Characteristics


Limits in standard typeface are for T<sub>J</sub> = 25°C, and limits in **boldface** type apply over the full operating temperature range.

Unless otherwise specified: V+ = 5V, C<sub>1</sub> = C<sub>2</sub> = 10 μF.<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
V+	Supply Voltage	R <sub>L</sub> = 10kΩ	<b>1.8</b>		<b>5.5</b>	V
I <sub>Q</sub>	Supply Current	No Load		40	75	μA
					<b>115</b>	
R <sub>OUT</sub>	Output Resistance <sup>(2)</sup>	I <sub>L</sub> = 5 mA		20	<b>65</b>	Ω
f <sub>OSC</sub>	Oscillator Frequency <sup>(3)</sup>	Internal	<b>12</b>	24	<b>56</b>	kHz
f <sub>SW</sub>	Switching Frequency <sup>(3)</sup>	Measured at CAP+	<b>6</b>	12	<b>28</b>	kHz
P <sub>EFF</sub>	Power Efficiency	I <sub>L</sub> = 5 mA		97		%
V <sub>OEFF</sub>	Voltage Conversion Efficiency	No Load	<b>95</b>	99.96		%

- (1) In the test circuit, capacitors C<sub>1</sub> and C<sub>2</sub> are 10 μF, 0.3Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.
- (2) Specified output resistance includes internal switch resistance and capacitor ESR. See the details in the application information.
- (3) The output switches operate at one half of the oscillator frequency, f<sub>OSC</sub> = 2f<sub>SW</sub>.

Test Circuit



\*C<sub>1</sub> and C<sub>2</sub> are 10 μF capacitors.

Figure 1. LM828 Test Circuit

Typical Performance Characteristics

(Circuit of Figure 1, V<sub>+</sub> = 5V unless otherwise specified)




Figure 2.




Figure 3.




Figure 4.






Figure 5.

**Typical Performance Characteristics (continued)**


(Circuit of [Figure 1](#),  $V_+ = 5V$  unless otherwise specified)




**Figure 6.**



**Figure 7.**




**Figure 8.**



**Figure 9.**

**CONNECTION DIAGRAMS**

**5-Lead SOT-23 Package (DBV)**



**Figure 10. SOT-23 Package – Top View**  
See Package Number DBV0005A



**Figure 11. Actual Size**

## Pin Functions

### PIN DESCRIPTIONS

Pin	Name	Function
1	OUT	Negative voltage output.
2	V+	Power supply positive input.
3	CAP-	Connect this pin to the negative terminal of the charge-pump capacitor.
4	GND	Power supply ground input.
5	CAP+	Connect this pin to the positive terminal of the charge-pump capacitor.

## Circuit Description

The LM828 contains four large CMOS switches which are switched in a sequence to invert the input supply voltage. Energy transfer and storage are provided by external capacitors. Figure 12 illustrates the voltage conversion scheme. When  $S_1$  and  $S_3$  are closed,  $C_1$  charges to the supply voltage  $V_+$ . During this time interval, switches  $S_2$  and  $S_4$  are open. In the second time interval,  $S_1$  and  $S_3$  are open; at the same time,  $S_2$  and  $S_4$  are closed,  $C_1$  is charging  $C_2$ . After a number of cycles, the voltage across  $C_2$  will be pumped to  $V_+$ . Since the anode of  $C_2$  is connected to ground, the output at the cathode of  $C_2$  equals  $-(V_+)$  when there is no load current. The output voltage drop when a load is added is determined by the parasitic resistance ( $R_{ds(on)}$  of the MOSFET switches and the ESR of the capacitors) and the charge transfer loss between capacitors.




Figure 12. Voltage Inverting Principle

## Application Information

### SIMPLE NEGATIVE VOLTAGE CONVERTER

The main application of LM828 is to generate a negative supply voltage. The voltage inverter circuit uses only two external capacitors as shown in the Basic Application Circuits. The range of the input supply voltage is 1.8V to 5.5V.

The output characteristics of this circuit can be approximated by an ideal voltage source in series with a resistance. The voltage source equals  $-(V_+)$ . The output resistance,  $R_{out}$ , is a function of the ON resistance of the internal MOSFET switches, the oscillator frequency, the capacitance and the ESR of both  $C_1$  and  $C_2$ . Since the switching current charging and discharging  $C_1$  is approximately twice as the output current, the effect of the ESR of the pumping capacitor  $C_1$  will be multiplied by four in the output resistance. The output capacitor  $C_2$  is charging and discharging at a current approximately equal to the output current, therefore, this ESR term only counts once in the output resistance. A good approximation of  $R_{out}$  is:

$$R_{OUT} \cong 2R_{SW} + \frac{2}{f_{OSC} \times C_1} + 4ESR_{C1} + ESR_{C2} \quad (1)$$

where  $R_{SW}$  is the sum of the ON resistance of the internal MOSFET switches shown in Figure 12.

High capacitance, low ESR capacitors will reduce the output resistance.

The peak-to-peak output voltage ripple is determined by the oscillator frequency, the capacitance and ESR of the output capacitor  $C_2$ :

$$V_{\text{RIPPLE}} = \frac{I_L}{f_{\text{OSC}} \times C_2} + 2 \times I_L \times \text{ESR}_{C2} \quad (2)$$

Again, using a low ESR capacitor will result in lower ripple.

### CAPACITOR SELECTION

The output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors. The output voltage drop is the load current times the output resistance, and the power efficiency is

$$\eta = \frac{P_{\text{OUT}}}{P_{\text{IN}}} = \frac{I_L^2 R_L}{I_L^2 R_L + I_L^2 R_{\text{OUT}} + I_Q (V+)} \quad (3)$$

Where  $I_Q(V+)$  is the quiescent power loss of the IC device, and  $I_L^2 R_{\text{OUT}}$  is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

The selection of capacitors is based on the specifications of the dropout voltage (which equals  $I_{\text{out}} R_{\text{out}}$ ), the output voltage ripple, and the converter efficiency. Low ESR capacitors (following table) are recommended to maximize efficiency, reduce the output voltage drop and voltage ripple.

#### Low ESR Capacitor Manufacturers

Manufacturer	Phone	Capacitor Type
Nichicon Corp.	(708)-843-7500	PL & PF series, through-hole aluminum electrolytic
AVX Corp.	(803)-448-9411	TPS series, surface-mount tantalum
Sprague	(207)-324-4140	593D, 594D, 595D series, surface-mount tantalum
Sanyo	(619)-661-6835	OS-CON series, through-hole aluminum electrolytic
Murata	(800)-831-9172	Ceramic chip capacitors
Taiyo Yuden	(800)-348-2496	Ceramic chip capacitors
Token	(408)-432-8020	Ceramic chip capacitors

### Other Applications

#### PARALLELING DEVICES

Any number of LM828s can be paralleled to reduce the output resistance. Each device must have its own pumping capacitor  $C_1$ , while only one output capacitor  $C_{\text{out}}$  is needed as shown in Figure 13. The composite output resistance is:

$$R_{\text{OUT}} = \frac{R_{\text{OUT}} \text{ of each LM828}}{\text{Number of Devices}} \quad (4)$$




Figure 13. Lowering Output Resistance by Paralleling Devices

### CASCADING DEVICES

Cascading the LM828s is an easy way to produce a greater negative voltage (e.g. A two-stage cascade circuit is shown in Figure 14).

If  $n$  is the integer representing the number of devices cascaded, the unloaded output voltage  $V_{out}$  is  $(-nV_{in})$ . The effective output resistance is equal to the weighted sum of each individual device:

$$R_{out} = nR_{out_1} + n/2 R_{out_2} + \dots + R_{out_n} \quad (5)$$

This can be seen by first assuming that each device is 100 percent efficient. Since the output voltage is different on each device the output current is as well. Each cascaded device sees less current at the output than the previous so the  $R_{OUT}$  voltage drop is lower in each device added. Note that, the number of  $n$  is practically limited since the increasing of  $n$  significantly reduces the efficiency, and increases the output resistance and output voltage ripple.




Figure 14. Increasing Output Voltage by Cascading Devices

### COMBINED DOUBLER AND INVERTER

In Figure 15, the LM828 is used to provide a positive voltage doubler and a negative voltage converter. Note that the total current drawn from the two outputs should not exceed 40 mA.




Figure 15. Combined Voltage Doubler and Inverter



---

**REVISION HISTORY**

<b>Changes from Revision C (May 2013) to Revision D</b>	<b>Page</b>
<hr/> <ul style="list-style-type: none"><li>• Changed layout of National Data Sheet to TI format .....</li></ul>	<hr/> <b>8</b>

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM828M5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI		S08A	
LM828M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	S08A	
LM828M5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI		S08A	
LM828M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	S08A	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM828M5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2
LM828M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2
LM828M5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2
LM828M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM828M5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM828M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM828M5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LM828M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

## GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073253/P

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.